## CEL369521273CL169866367 EL844055821EV318282061

## DECLARATION OF JOINT INVENTORS FOR PATENT APPLICATION

As the below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name.

I believe I am the original, first and joint inventor of the subject matter which is claimed and for which a patent is sought on the invention entitled: Method and Apparatus for Testing Semiconductor Circuitry For Operability and Method Of Forming Apparatus For Testing Semiconductor Circuitry For Operability, the specification of which is attached hereto.

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims.

I acknowledge the duty to disclose information known to me to be material to patentability as defined in Title 37, Code of Federal Regulations §1.56.

I do not know and do not believe that the invention was ever known or used in the United States of America before our invention thereof.

I do not know and do not believe that the invention was ever patented or described in any printed publication in any country before our invention thereof or more than one year prior to this application.

I do not know and do not believe that the invention was in public use or on sale in the United States of America more than one year prior to this application.

l

3

S

6

7

1

11

12

14

LS

16

17

12

19

23

3

## PRIOR FOREIGN APPLICATIONS:

I hereby state that no applications for foreign patents or inventor's certificates have been filed prior to the date of execution of this declaration.

## POWER OF ATTORNEY:

As a named Inventor, I hereby appoint the following attorneys and agent to prosecute this application and transact all business in the Patent and Trademark Office connected therewith: Richard J. St. John, Reg. No. 19,363; David P. Roberts, Reg. No. 23,032; Randy A. Gregory, Reg. No. 30,386; Mark S. Matkin, Reg. No. 32,268; James L. Price, Reg. No. 27,376; Daniel L. Hayes, Reg. No. 34,618; Lewis C. Lee, Reg. No. 34,656; L. Grant Foster, Reg. No. 33,236; and Larry L. Grant of Micron Semiconductor, Inc.

Send correspondence to: WELLS, ST. JOHN, ROBERTS. GREGORY & MATKIN P.S., W. 601 Main Avenue. Suite 815, Spokane, Washington 99201-0679. Direct telephone calls to: Mark S. Matkin, (509) 624-4276.

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful

s

ır

. .

<u>=</u>

ι	faise statement may jeopardize the validity of the application or any
2	patent issued therefrom.
3	
S	Full name of inventor: Warren M. Farnworth  Inventor's Signature:
6	Date: $\frac{\sqrt{2-93}}{\sqrt{2}}$
7	Residence: Nampa, Idaho USA
2	Citizenship: USA
9	Post Office Address: 2004 S. Banner Nampa, ID 83686
0	*****
1	Full name of inventor: Malcolm Grief
2	Inventor's Signature: ///////
3	Date: 2-September 1993
4	Residence: Boise, Idaho USA
5	Citizenship: U.K.
6	Post Office Address: 2451 E. Woods End Ct.
τ	Boise, ID 83706
9	
20	

PAT-USIDE. SA

ı

	•
Full name of in  Inventor's Signat  Date: 9	(
Residence:	Boise, Idaho USA
Citizenship:	UK
Post Office Add	ress: 2439 E. Gloucester St. Boise, ID 83706
· .	
	•

PAT-USIDE.04

LS

16

17

13

19

 $\mathfrak{Z}$ 

"

==

3